



# A880GM-M6

Rev:1.0

## SCHEMATICS TABLE:

Page	Index
1	COVER PAGE
2	BLOCK DIADRAM
3	CPU1(HT& OVERCLOCK)
4	CPU2(MEM)
5	CPU3(CONTROL & MISC)
6	CPU4( PWR & GND)
7	DDR3 DIMM A CH
8	DDR3 DIMM B CH
9	DDR3 DIMM POWER
10	CLK GEN
11	Power (CPU Vcore)
12	Power A(DC to DC)
13	Power B(DC-DC,Power Sequence)
14	Front Panel,Fan
15	NB1(HT Link)
16	NB2(PCI-E Link)
17	NB3(System)
18	NB4(Power&GND)

Page	Index
19	PCI-E Slot(X16,X1)
20	VGA, DVI, HDMI
21	SB1(PCIE,PCI,CPU)
22	SB2(ACPI,USB,GPIO,Audio)
23	SB3(SATA,IDE,HWM,SPI)
24	SB4(Power,Decoupling)
25	SB5(Straps)
26	SIO(IT8726F-S/FX)
27	PCI Slot, LPC DEBUG CARD
28	IDE, USB
29	JMB362 Dual eSATA
30	PCIE LAN RTL8111DL
31	IEEE1394 (VT6315N)
32	AUDIO ALC888S (CHIP)
33	AUDIO ALC888S (CONN)
34	POWER DELIVERY CHART
35	CLOCK DISTRIBUTION
36	Power Sequence

## REVISION HISTORY:

Rev	Date	Notes
A	2008-11-04	INITIAL RELEASE
1.0	2009-03-11	1. Change CPU Side Band Interface Connection. 2. Change CLK IC to ICS9LPRS471CS. 3. Modify CPU Vcore PWROK input level. 4. Change VCC_SB's GPIO Control Pin. 5. Modify HDMI/DVI switch and Hot-plug detection circuit. 6. Remove U10 which for the JMB362 1.8V, Direct Connect to VCC1.8. 7. Change Audio output Capacitance. 8. Change ATX12V 4 Pin to 8 Pin.
1.0	2009-06-08	1. Change the Model name to A785GM-M. 2. Add R33 for Plug only HDMI / DVI will be leakage to VCC3. 3. Change the PI3HDMI412FT-BZHES to ASM1445:(02-342-445070), Because of Leakage from the PI3HDMI412FT output differential line.
1.1	2009-09-24	Add NB_rst to LDT_RST for ACC.
1.0	2010-04-19	Change the title to A880GM-M6 V1.0.

### IMPORTANT NOTES ABOUT THIS SCHEMATIC

DESIGN NOTE: Example text for the design note to show the note inside the colored box.


1) DESIGN NOTES in grey are information notes.

DESIGN NOTE: Example text for the design note to show the note inside the colored box.

2) DESIGN NOTES in yellow are notes of caution.





3) DESIGN NOTES in red are critical, and must be understood and followed.







PCB STACK: L1:TOP  
L2:PWR  
L3:GND  
L4:BOTTOM



Elitegroup Computer Systems			
Title: Cover Page			
Size: Custom	Document Number: A880GM-M6	Rev: 1.0	
Date: Thursday, April 29, 2010		Sheet: 1	of 36




# HyperTransport




Please use 1mm pad size,  
place all ELT test pads  
on bottom side only.




## Over Clocking




# CPU Memory





## DDR3 Memory Interface A






## DDR3 Memory Interface B





MEMORY CLOCK TRANSLATION		
DIMM	DDR2 Memory Signal	CPU Signal
DIMM A0	MEM_MA0_CLK1	MA_CLK2
	MEM_MA0_CLK0	MA_CLK4
DIMM A1	MEM_MA1_CLK1	MA_CLK5
	MEM_MA1_CLK0	MA_CLK3
DIMM B0	MEM_MB0_CLK1	MB_CLK2
	MEM_MB0_CLK0	MB_CLK4
DIMM B1	MEM_MB1_CLK1	MB_CLK5
	MEM_MB1_CLK0	MB_CLK3







## Processor Power and Ground






## Bottom Side Decoupling








SMBus 0	
Device	8-bit Address (hex)
DIMMA0	A0
DIMMB0	A2
DIMMA1	A4
DIMMB1	A6



DDR3 2A


DDR3-240P-OR





DDR3 4A

DDR3-240P-Y






## DE-COUPLING CAP FOR DIMMs




## MEM\_VREFDQ\_SUS





Layout: Place within 500 mils of the DIMMB1 socket.  
12mil(width);20mil(spacing)

## MEM\_VREFCA\_SUS




Layout: Place within 500 mils of the DIMMB1 socket.  
12mil(width);20mil(spacing)



1- PLACE ALL SERIAL TERMINATION  
RESISTORS CLOSE TO CLOCK GEN

2- PUT DECOUPLING CAPS CLOSE TO CLOCK GEN POWER PIN



SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1	100 MHz non-spreading differential SRC clock
	0*	100 MHz spreading differential SRC clock

\* default

For 1394  
NB PCI-E GFX CLK  
For GFX SLOT  
For PCIE2 SLOT

For ESATA  
For PCIE1 SLOT


For LAN CHIP  
For A-Link(NB)  
For A-Link(SB)



HT REF CLK





NB CLOCK INPUT TABLE

NB CLOCKS	RS880
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	VREF
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF

\* RS880 can be used as clock buffer to output two PCIE reference clocks  
By default, chip will configured as input mode, BIOS can program it to output mode.  
Clock chip has internal serial terminations for differential pairs









A版5VSB與Q13之間接有4.7K電阻，導致DUAL電壓S4.S5狀態下帶電。

	S5	enter S0	S0	enter S3	exit S3	enter S5	S5
~SUSC_S5	0	0	1	1	1	0	0
ATX_PWRGD	0	1	1	0	1	1	0
DUALSW_P	5VSB	5VSB	12V	0	12V	5VSB	5VSB
DUALSW_N	0	12V	12V	0	12V	12V	0
5V_DUAL	X	VCC5	VCC5	5VSB	VCC5	VCC5	0
VDIMM	X	V	V	V	V	V	X



26 EN\_VCC12 >> EN\_VCC12  
10 CLK\_PWRGD << CLK\_PWRGD

SIO_GP20	SIO_GP21	V_DIMM
1	1	1.20V
0	1	1.25V
1	0	1.30V
0	0	1.35V

Total:1.2V=5.5A

1.2V @ 3.6A



1.2V @ 1.9A

Place close to CPU

09/2/20


uP6262的電流輸出與ΔVout的關係如下：  
選取從uP6262輸出的方向為正，  
則V<sub>CORE</sub>、V<sub>C<sub>NB</sub></sub>及V<sub>DIMM</sub>的ΔVout為：  
ΔVout = -I<sub>c</sub> \* R<sub>FB</sub>;

Chip Address: 0x60  
Address 4 Voltage Range = 77~100%VCC




VCC1.8

Total:1.8V=1.25A






SB&NB PWRGOOD

For CPU VDDA reference




## FRONT PANEL

### External Connection





### BUZZER SPK Colay





## POWER CONNECTOR

### External Connection







Change to 8pin power connector  
09/2/20



## FAN



### External Connection





## HT LINK


3 HT_CLKIN_H[0..1]	>>	HT_CLKIN_P[0..1]
3 HT_CLKIN_L[0..1]	>>	HT_CLKIN_N[0..1]
3 HT_CLKOUT_H[0..1]	<<	HT_CLKOUT_P[0..1]
3 HT_CLKOUT_L[0..1]	<<	HT_CLKOUT_N[0..1]
3 HT_CTLIN_H[0..1]	>>	HT_CTLIN_P[0..1]
3 HT_CTLIN_L[0..1]	>>	HT_CTLIN_N[0..1]
3 HT_CTLOUT_H[0..1]	<<	HT_CTLOUT_P[0..1]
3 HT_CTLOUT_L[0..1]	<<	HT_CTLOUT_N[0..1]
3 HT_CADIN_H[0..15]	>>	HT_CADIN_P[0..15]
3 HT_CADIN_L[0..15]	>>	HT_CADIN_N[0..15]
3 HT_CADOUT_H[0..15]	<<	HT_CADOUT_P[0..15]
3 HT_CADOUT_L[0..15]	<<	HT_CADOUT_N[0..15]



Add TX signals return path CAP  
09/3/9

PCI-E 16X




PCI-E1  
PCI-E 1X Lan  
ESATA  
1394  
PCI-E2



# RS880 Control signal


POWERGOOD	1.8V IN
ALLOW_LDTSTOP	1.8V IN
LDT_STOP#	3.3V IN/OD
IN(default)OUT	3.3V IN
SYSTEMRESETb	IN

\*. CLMC mode: NB send LDT\_STOP#, ALLOW\_LDTSTOP will become input



NB output is OD pin


## RS880:Debug Test Bus(1,Disable)



## RS880: STRAP\_DEBUG\_BUS\_GPIO\_ENABLE


Enables the Test Debug Bus using GPIO.  
1 : Disable  
0 : Enable

## RS880: Enable side port memory(1,Disable)



## RS880: Enables Side port memory

Selects if Memory SIDE PORT is available or not  
1 = Memory Side port Not available  
0 = Memory Side port available  
Register Readback of strap:  
NB\_CLKCFG:CLK\_TOP\_SPARE\_D[1]



Selects Loading of STRAPS from EPROM  
1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected




# PCI EXPRESS\_x16



PLACE THESE CAP  
CLOSE TO CONNECTOR


Color:Orange

+12V:5.5Amp




# PCI EXPRESS\_x1

Color:Yellow




## SWITCH CIRCUIT FOR SECONDARY DISPLAYPORT



Elitegroup Computer Systems



PCI EXPRESS x16 & x1 SLOTS		
Size	Document Number	Rev
Custom	A880GM-M6	1.0
Date:	Thursday, April 29, 2010	Sheet 19 of 36

## External Connection




## 1.5V\_SW

Vout=1.55V




Change the PI3HDMI412FT-BZHES to ASM1445 (02-342-445070). Because of Leakage from the PI3HDMI412FT output differential line. 09/06/08


16-402-900670






16-402-900670





16-402-900670





16-402-900670



## External Connection



For HSYNC and VSYNC



**Elitegroup Computer Systems**

**VGA,DVI,HDMI**

**A880GM-M6**


Rev 1.0

Monday, April 19, 2010

Sheet 20 of 36




PLACE THESE PCIE AC COUPLING CAPS CLOSE TO BGA



FOR 103  
X3(wire)  
XTAL-JW

17 ALLOW\_LDTSTP  
5 -CPU\_PROCHOT  
5.11 SB\_CPUWRGD  
5.17 LDT\_STOP-  
3.5.17 LDT\_RST-



Elitegroup Computer Systems

Title

SB710 PCIE/ PCI/ CPU/ LPC

Size

Document Number

Rev

Custom

A880GM-M6

1.0

Date:

Thursday, April 29, 2010

Sheet

21

of

36

# SB710

Part 1 of 5

## PCI EXPRESS INTERFACE

## PCI INTERFACE

## CLOCK GENERATOR


## LPC

## RTC

## CPU

## RTC XTAL

## CLR\_CMOS\_BTN





PCLK_0	CC11	1	2	22P-04-O
PCLK_1	CC10	1	2	22P-04
PCLK_3	CC9	1	2	22P-04-O
PCLK_SIO	CC13	1	2	22P-04
PCLK_5	CC12	1	2	22P-04-O

FRAME#	AA6			FRAME	27
DEVSEL#	W5			DEVSEL	27
IRDY#	AA5			IRDY	27
TRDY#	Y5			TRDY	27
PAR	W6			PAR	27
STOP#	W4			STOP	27
PERR#	W7			PERR	27
SERR#	V7			SERR	27
REQ0#	AC3			REQ0	27
REQ1#	AD4			REQ1	27
REQ2#	AE8			REQ2	27
REQ3#	AB7			REQ3	27
REQ4#	AB6			REQ4	27
GNT0#	AD2			GNT0	27
GNT1#	AE4			GNT1	27
GNT2#	AE5			GNT2	27
GNT3#	AE6			GNT3	27
GNT4#	AE7			GNT4	27
LOCK#	V5			LOCK	27
INTE#	AD3			INTE	27
INTF#	AC4			INTF	27
INTG#	AE2			INTG	27
INTH#	AE3			INTH	27

LPCCLK0	G22			LPC_CLK0	25
LPCCLK1	E22			LPC_CLK1	25
LAD0	H24			LPC_AD0	26,27
LAD1	H23			LPC_AD1	26,27
LAD2	J25			LPC_AD2	26,27
LAD3	J24			LPC_AD3	26,27
LFRAME#	H22			LPC_FRAME	26,27
LDRQ0#	AB8			LPC_DRQ0	26
BMREQ#	AD7			BMREQ	26
SERIRQ	V15			SERIRQ	26


RTCCLK	C3			RTC_CLK	25
INTRUDER_ALERT#	B2			INTRUDER_ALERT	25
VBAT				VBAT	25

If use internal CLK GEN NB\_PWRGD is asserted by SB710



## SB710

### Part 4 of 5



## SB710 POWER TABLE

PIN NAME	SB710	PIN NAME	SB710
VCC_SB: 1.2V		VCC3	
PCIE_PVDD	0.043A	XTLVDD_SATA	0.006A
PLLVD_SATA	0.093A	VDDQ	0.131A
PCIE_VDDR	0.6A	VDD33_18	0.071A
AVDD_SATA	0.567A	AVDDCK_3.3V	0.047A
VDD	0.51A	Total	0.255A
CKVDD_1.2V		3VSB	
AVDDCK_1.2V	0.062A	AVDDTX/RX	0.658A
Total	1.875A	AVDDC	0.017A
1.2VSB		S5_3.3V	0.032A
S5_1.2V	0.113A	Total	0.707A
USB_PHY_1.2V	0.197A	5VSB	
Total	0.31A	V5_VREF	0.001A

09/02/20

SMBus Clk 3 for CPU temp status  
STRAP pin to define use LPC or SPI ROM



Elitegroup Computer Systems


Title			
SB710 APC/ GPIO/ USB/ AUDIO			
Size	Document Number	Rev	
Custom	A880GM-M6	1.0	
Date:	Thursday, April 29, 2010	Sheet	22 of 36

PLACE SATA AC COUPLING  
CAPS CLOSE TO SB710



PLACE SATA\_CAL  
RES VERY CLOSE  
TO BALL OF SB710

**NOTE:**  
SER2 IS 1K 1% FOR 25MHz  
XTAL, 4.99K 1% FOR 100MHz  
INTERNAL CLOCK



### SB710 Part 2 of 5





SERIAL ATA

ATA 66/100/133


SPI ROM

HW MONITOR




SATA PWR







HW\_M AGND TRACE AT LEAST  
10MIL WIDE




### SPI\_DEBUG




For SPI ROM



PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.




NOTE: SB710 HAS INTERNAL 10K PULL UP RESISTOR FOR RTC\_CLK





	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST#	GP17	GP16
PULL HIGH	Watchdog ENABLED DEFAULT	USE DEBUG STRAPS	RESERVED	RESERVED	IMC Enable DEFAULT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	PCI ROM BOOT Enable	ROM TYPE: H, H = Reserved H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM DEFAULT	
PULL LOW	Watchdog DISABLED	IGNORE DEBUG STRAPS DEFAULT			IMC Disable	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	PCI ROM BOOT Disable DEFAULT		


REQUIRED STRAPS




## External Connection




## Thermal Monitor



## Voltage detection




### HM\_VIN3 for ATX PWRGD




For AMD Power Sequence necessary


## HW STRAPPING



## BYPASS CAP



## BIOS SELECTION



Elitegroup Computer Systems

Title

LPC SIO - ITE8726F/IX,ROM

Size

Document Number

A880GM-M6

Date

Thursday, April 29, 2010

Sheet

26

of

36







Rev

1.0





Pin configuration diagram for VCC3 and VCC3\_O. VCC3 is connected to VCC3\_O. Signals include CLK\_DEBUG, LAD0, LAD1, LAD2, LAD3, LFRAME, and PCIRST\_P.


Pin	Signal	Direction
21	CLK_DEBUG	Input
21,26	LAD0	Input
21,26	LAD1	Input
21,26	LAD2	Input
21,26	LAD3	Input
21,26	LFRAME	Input
17,21,26	PCIRST_P	Input




## External Connection



		ATI	Intel	NV	VIA	sis
Pin 3	PDD7:	X	Pull Hi: 4.7K	Pull Hi: 4.7K	Pull Hi: 4.7K	X
Pin 21	PDORSQ	X	Pull Hi: 8.2K	Pull Lo: 5.6K	Pull Hi: 4.7K	X
Pin 27	PIOROV	X	X	Pull Lo: 10K	Pull Lo: 10K	X
Pin 31	PIDE IRQ	X	X	Pull Lo: 5.6K	Pull Lo: 5.6K	X
Pin 34	P66DET-	100K	27K	15K	10K	20K








## External Connection











**150 Mils Width**

### Power for Rear USB Ports



### Power for Front USB Ports



[illegible]








Chang to X7R 09/06/08

**U9**

Pin	Signal	Pin	Signal
1	VCC3A	21	ASV33
2		22	DV33
3		23	DV33
4	APVDD	24	APVDD
5	ASVDD	25	APV18
6		26	ASV18
7	DVDD	27	APV18
8		28	DV18
9		29	DV18
10		30	DV18
11		31	DV18
12		32	DV18
13		33	DV18
14		34	DV18
15		35	DV18
16		36	DV18
17		37	DV18
18		38	DV18
19		39	DV18
20		40	DV18
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			
31			
32			
33			
34			
35			
36			
37			
38			
39			
40			

**JMB362**

**JMB362-QGE20A**




新手提醒:





- LAN\_HSOP/N請接到SB的PCIE RX端
- LAN\_HSIP/N請接到SB的PCIE TX端
- LAN\_HSIP/N在SB的PCIE TX端要記得放AC coupling cap

	RTL8111DL-GR 1000M	RTL8103EL-GR 10/100M
Ca	RTL8111DL-GR	RTL8103EL-GR
Cb	X	V
Cc	0-04	.01U-04
Cd	X	V
Ce	V	X
Cf	USBX2-LAN-1000	USBX2-LAN-100


	RTL8111D	RTL8103E
AVDD33 VDD33	3.3V 3VSB供應	3.3V 3VSB供應
CTRL12A	Switching Output	1.2V pinself 供應
DVDD12	1.2V CTRL12A供應	1.2V pinself 供應
EVDD12	1.2V CTRL12A供應	1.2V pinself 供應



The diagram illustrates two network protocols: EESK/Link and LAN Active Link. Both protocols use a red line for the main data path, a blue wavy line for a secondary path, and a green line for a third path. The top diagram shows the EESK/Link protocol, and the bottom diagram shows the LAN Active Link protocol. Both protocols involve a sequence of steps labeled 1, 2, and 3, with a final step labeled 4. The LAN Active Link protocol includes a red line labeled 'LAN ACTIVE-' and a green line labeled 'ACTIVE'.






## External Connection





Trace Impedance=110 ohm +/- 6 ohm, L< 6"  
Differential Length Mismatch L<5mil

shadow EEPROM	ON	OFF
EE_EN	V	X




PCle Differential pair= 100 OHM




Xret(W:S)5:20  
close to chips


## Rear I/O




## Front 1394 Panel




## External Connection





When you found some bug, please inform Ren(ext:665) to update circuit.




Improve the background noise of MIC boost




Verfourt bias for stereo microphone.



## Resistors Networks



## CODEC




## AGND


If have HDA link support scalable I/O, need be separated.

08.05.08 follow Realtek's suggestion


## Rear Panel Onboard Analog I/O




## Rear Panel (Optional Rear Audio Panel)




Follow Realtek's suggestion




## SPDIF Out









# Power Sequence

